system-on-chip test architectures,nanometer design for testability

laung-terng (edt) wang · elsevier science ltd