Extendimos las ofertas estos Buscadays con hasta 80% dcto.  Ver más

menú

0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional
portada A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science) (en Inglés)
Formato
Libro Físico
Editorial
Año
2003
Idioma
Inglés
N° páginas
108
Encuadernación
Tapa Dura
ISBN
0306477432
ISBN13
9780306477430
N° edición
2003

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science) (en Inglés)

Ian N. Dunn; Gerard G.l. Meyer (Autor) · Springer · Tapa Dura

A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science) (en Inglés) - Ian N. Dunn; Gerard G.L. Meyer

Libro Nuevo

$ 135.950

$ 247.190

Ahorras: $ 111.240

45% descuento
  • Estado: Nuevo
  • Quedan 94 unidades
Origen: Estados Unidos (Costos de importación incluídos en el precio)
Se enviará desde nuestra bodega entre el Viernes 21 de Junio y el Miércoles 03 de Julio.
Lo recibirás en cualquier lugar de Chile entre 1 y 3 días hábiles luego del envío.

Reseña del libro "A Parallel Algorithm Synthesis Procedure for High-Performance Computer Architectures (Series in Computer Science) (en Inglés)"

Despite five decades of research, parallel computing remains an exotic, frontier technology on the fringes of mainstream computing. Its much-heralded triumph over sequential computing has yet to materialize. This is in spite of the fact that the processing needs of many signal processing applications continue to eclipse the capabilities of sequential computing. The culprit is largely the software development environment. Fundamental shortcomings in the development environment of many parallel computer architectures thwart the adoption of parallel computing. Foremost, parallel computing has no unifying model to accurately predict the execution time of algorithms on parallel architectures. Cost and scarce programming resources prohibit deploying multiple algorithms and partitioning strategies in an attempt to find the fastest solution. As a consequence, algorithm design is largely an intuitive art form dominated by practitioners who specialize in a particular computer architecture. This, coupled with the fact that parallel computer architectures rarely last more than a couple of years, makes for a complex and challenging design environment. To navigate this environment, algorithm designers need a road map, a detailed procedure they can use to efficiently develop high performance, portable parallel algorithms. The focus of this book is to draw such a road map. The Parallel Algorithm Synthesis Procedure can be used to design reusable building blocks of adaptable, scalable software modules from which high performance signal processing applications can be constructed. The hallmark of the procedure is a semi-systematic process for introducing parameters to control the partitioning and scheduling of computation and communication. This facilitates the tailoring of software modules to exploit different configurations of multiple processors, multiple floating-point units, and hierarchical memories. To showcase the efficacy of this procedure, the book presents three case studies requiring various degrees of optimization for parallel execution.

Opiniones del libro

Ver más opiniones de clientes
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)
  • 0% (0)

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Dura.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes