Name: Applied Formal Verification: For Digital Circuit Design (Electronic Engineering) (en Inglés)
Price: 220440.00 CLP
Availability: InStock
Author: Douglas Perry; Harry Foster
ISBN: 9780071443722

portada Applied Formal Verification: For Digital Circuit Design (Electronic Engineering) (en Inglés)

Formato

Libro Físico

Editorial

Mcgraw-Hill Education - Europe

Autor

Douglas Perry; Harry Foster

Tema

ingenieria

Colección

ingenieria

Año

2005

Idioma

Inglés

N° páginas

240

Encuadernación

Tapa Dura

ISBN

007144372X

ISBN13

9780071443722

N° edición

Categorías

Ingeniería eléctrica

Applied Formal Verification: For Digital Circuit Design (Electronic Engineering) (en Inglés)

Douglas Perry; Harry Foster (Autor) · Mcgraw-Hill Education - Europe · Tapa Dura

Libro Nuevo

$ 220.440

$ 306.160

Ahorras: $ 85.720

28% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Lunes 20 de Mayo y el Miércoles 29 de Mayo.

Lo recibirás en cualquier lugar de Chile entre 1 y 3 días hábiles luego del envío.

Reseña del libro "Applied Formal Verification: For Digital Circuit Design (Electronic Engineering) (en Inglés)"

Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, authenticity, or access to any online entitlements included with the product.Formal Verification, ASAPApplied Formal Verification delivers right-now methods for integrating this powerful tool into your design process. Written by two of the field's leaders, this tutorial opens shortcuts to the concept-proving, efficiency-boosting benefits of formal verification. The book includes real-world examples of formal verification applied to complex designs and clarifying explanations of high-level requirement writing. If you've some knowledge of Verilog or VHDL and simulation verification, you're ready to build your real-world problem-solving skills with this potent guide to formal verification.APPLY FORMAL VERIFICATION NOWSimulation-based verification * Introduction to formal techniques * Contrasting simulation and formal techniques * Developing a formal test plan * Writing high-level requirements * Proving high-level requirements * System-level simulation * Final system simulation * PSL tables * SystemVerilog assertions tables