Name: VLSI Architecture for System on Chip (SOC) for Image Compression (en Inglés)
Price: 65840.00 CLP
Availability: InStock
Author: Pulipati, John Paul
ISBN: 9786200093011

portada VLSI Architecture for System on Chip (SOC) for Image Compression (en Inglés)

Formato

Libro Físico

Autor

John Paul Pulipati

Editorial

LAP Lambert Academic Publishing

Idioma

Inglés

N° páginas

112

Encuadernación

Tapa Blanda

Dimensiones

22.9 x 15.2 x 0.7 cm

Peso

0.18 kg.

ISBN13

9786200093011

Categorías

Ingeniería electrónica

VLSI Architecture for System on Chip (SOC) for Image Compression (en Inglés)

John Paul Pulipati (Autor) · LAP Lambert Academic Publishing · Tapa Blanda

Libro Nuevo

$ 65.840

$ 91.450

Ahorras: $ 25.610

28% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Jueves 08 de Agosto y el Martes 20 de Agosto.

Lo recibirás en cualquier lugar de Chile entre 1 y 3 días hábiles luego del envío.

Reseña del libro "VLSI Architecture for System on Chip (SOC) for Image Compression (en Inglés)"

The rapid growth of digital imaging applications, including desktop publishing, multimedia, teleconferencing, and high-definition television (HDTV) has increased the need for effective and standardized image compression techniques. This has become more popular with the help of System-On-Chip (SOC) technology, which gives low power, area, delay, cost requirements. Uncompressed multimedia (graphics, audio and video) data require considerable storage capacity and transmission bandwidth. The digitized video signal is compressed using DHT, DCT, DFT, DST and their combinations with DHT. Discrete Hartley Transform is used as basic transform because of its reversibility; hence other transform kernels can be developed from DHT. The architecture is developed using Verilog Hardware Descriptive Language and has been tested for still images. Simulation results show that the hybrid transform DHT+DCT achieves 81% compression ratio using the proposed architecture and its power, delay and area of the hybrid transform DHT+DCT has also been calculated. The work may be extended to derive a new single kernel transform which may have less complexity.