Name: clock generators for soc processors (en Inglés)
Price: 182480.00 CLP
Availability: InStock
Author: fahim
ISBN: 9781402080791

portada clock generators for soc processors (en Inglés)

Formato

Libro Físico

Editorial

springer publishing map

Autor

fahim

Idioma

Inglés

N° páginas

246

ISBN

1402080794

ISBN13

9781402080791

Categorías

Ingeniería eléctrica

clock generators for soc processors (en Inglés)

Fahim (Autor) · springer publishing map · Libro Físico

Libro Nuevo

$ 182.480

$ 253.440

Ahorras: $ 70.960

28% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Miércoles 03 de Julio y el Lunes 15 de Julio.

Lo recibirás en cualquier lugar de Chile entre 1 y 3 días hábiles luego del envío.

Reseña del libro "clock generators for soc processors (en Inglés)"

this book examines the issue of design of fully-integrated frequency synthesizers suitable for system-on-a-chip (soc) processors. this book takes a more global design perspective in jointly examining the design space at the circuit level as well as at the architectural level. the coverage of the book is comprehensive and includes summary chapters on circuit theory as well as feedback control theory relevant to the operation of phase locked loops (plls). on the circuit level, the discussion includes low-voltage analog design in deep submicron digital cmos processes, effects of supply noise, substrate noise, as well device noise. on the architectural level, the discussion includes pll analysis using continuous-time as well as discrete-time models, linear and nonlinear effects of pll performance, and detailed analysis of locking behavior. the material then develops into detailed circuit and architectural analysis of specific clock generation blocks. this includes circuits and architectures of plls with high power supply noise immunity and digital pll architectures where the loop filter is digitized. methods of generating low-spurious sampling clocks for discrete-time analog blocks are then examined. this includes sigma-delta fractional-n plls, direct digital synthesis (dds) techniques and non-conventional uses of plls. design for test (dft) issues as they arise in plls are then discussed. this includes methods of accurately measuring jitter and built-in-self-test (bist) techniques for plls. finally, clocking issues commonly associated to system-on-a-chip (soc) designs, such as multiple clock domain interfacing and partitioning, and accurate clock phase generation techniques using delay-locked loops (dlls) are also addressed. the book provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, as well as the circuit level. this book is well suited for practitioners as well as graduate level students who wish to learn more about time-domain analysis and design of frequency synthesis techniques.